FORM PTO-1449 (MODIFIED

LIST OF PUBLICATIONS FOR FEB 1 5 2000 APPLICANT'S INFORMATION DISCLOSURE STATEMENT Applicant: Case: Serial No.: Filing Date: Group: K. Azadet, E.F. Haratsch 10-2 09/471,920 December 23, 1999 2739 263 I #3

	·		U.S. PATENT DOCUM	ENTS					
EXAMINER INITIAL	DOCUMENT NO	. DATE	NAME	CLASS/SUBCLASS	FILING DATE IF APPROPRIATE				
									
			FOREIGN PATENT DOC	UMENTS					
EXAMINER					TRANSLATION				
INITIAL	DOCUMENT NO	. DATE	COUNTRY	CLASS/SUBCLASS	YES NO				
									
			OTHER DOCUMEN	NTS					
EXAMINER									
INITIAL	REF NO.	AUTHOR, TITLE, DA	TE, PERTINENT PAGES, ETC.						
pl_	1.	Fettweis et al., "High-Speed Parallel Viterbi Decoding: Algorithm and VLSI-Architecture," IEEE Communications Magazine, May 1991.							
W.	2.	Chevillat et al., "Decoding of Trellis-Encoded Signals in the Presence of Intersymbol Interference and Noise," IEEE Transactions on Communications, Vol. 37, No. 7, July 1989.							
HPP	3.	Erich F. Haratsch, "High-Speed VLSI Implementation of Reduced Complexity Sequence Estimation Algorithms with Application to Gigabit Ethernet 1000Base-T," Bell Laboratories, Lucent Technologies, Holmdel, NJ, USA.							
-140	4.	K. Azadet, "Gigabit Ethernet over Unshielded Twisted Pair Cables," Bell Laboratories, Lucent Technologies, Holmdel, NJ, USA.							
MO	5.	Black et al., "A 140-Mb/s, 32-State, Radix-4 Viterbi Decoder," IEEE Journal of Solid-State Circuits, Vol. 27, No. 12, December 1992.							
#	6.	Cypher et al. "Generalized Trace-Back Techniques for Survivor Memory Management in the Viterbi Algorithm*," Journal of VLSI Signal Processing, 5, 85-94(1993).							

Phunsphu	2/11/03
Examiner	Date Considered

Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.

#5

FORM PTO-1449 (MODIFIED)

PTO-1449 (MODIFIED)

LIST OF PUBLICATIONS FOR APPLICANT'S INFORMATION DISCLOSUITEST ATEMENT

Applicant:

Case: Serial No.: Filing Date: Group: Azadet, E.F. Haratsch

10-2

09/471,920 December 23, 1999

2739 2631

	- JU 1 7	<u> </u>	TO THE PROPERTY OF THE PARTY OF	EN IMO				
1.	2 3 400 %	.)	U.S. PATENT DOCUM	ENTS				
EXAMINER \		7			FILING DATE			
INITIAL	FOCUMENT NO.	DATE	NAME	CLASS/SUBCLASS	IF APPROPRIATE			
₩	5,870,433	2/9/99	Huber et al.					
AY	6,035,006	3/7/00	Matui					
-#/ -#Y -#M	6,201,831	3/13/01	Agazzi et al.					
		FO	REIGN PATENT DOC	UMENTS				
EXAMINER				GT 4 GG GT TO GT 4 GG	TRANSLATION			
INITIAL	DOCUMENT NO.	DATE	COUNTRY	CLASS/SUBCLASS	YES NO			
			OTHER DOCUMEN	ITS	<u></u>			
EXAMINER								
INITIAL	REF NO. AU	THOR, TITLE, DATE,	PERTINENT PAGES, ETC.					
_L				th Quantizer Loops," IEEE Transa	ctions on			
/		Circuits and Systems, Vol. 38. No. 7, 745-754 (July 1991)						
`XJ	2. Be	Bednarz et al., "Design, Performance, and Extensions of the RAM-DFE Architecture," IEEE						
7			agnetics, Vol. 31, No. 2, 119					

RECEIVED

JUL 2 0 7001

Technology Center 2600

phen phe

Examiner

02/11/03

Date Considered

Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.